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A Reconfigurable MEMS-less CMOS Tuner for Software Defined
Radio
Laleh Rabieirad, Saeed Mohammadi
School of Electrical and Computer Engineering, Purdue University, West Lafayette, IN, 47907, USA
ABSTRACT — Design, simulation and measurement of a
reconfigurable CMOS RF tuner that can be utilized in the RF
front-end of a software defined radio are presented. 0.13µm high
Q CMOS varactors controlled by a 22bit shift register are placed
periodically on a low loss Coplanar Waveguide (CPW)
transmission line to form a 4-11GHz reconfigurable tuner. The
monolithic tuner does not use any MEMS devices to achieve the
reconfigurability.
Index Terms — Programmable RF circuit, reconfigurable
architecture, shift register, tuner, varactor.

I. INTRODUCTION
Programmable RF transceiver architectures used in software
defined radios can adapt to various modulation schemes,
modes of operation and frequency bands. To implement such
architectures, reconfigurable matching networks or tuners are
essential. A reconfigurable tuner placed at the input of a low
noise amplifier improves the noise figure, gain and linearity as
the operating frequency is varied. As the output programmable
tuner of a power amplifier, reconfigurable tuners can improve
the power gain, efficiency and linearity as the frequency band,
modulation scheme or power level is varied [1-3].
Implementing reconfigurable matching networks based on
microelectromechanical systems (MEMS) has been previously
reported [4-6]. Although MEMS devices provide low loss and
high quality factors, they cannot be easily integrated with a
standard CMOS or BiCMOS process. CMOS switched
capacitors have been used in [7] to realize a reconfigurable
matching network operating at frequencies below 1GHz. In
this paper, for the first time, a fully integrated CMOS
programmable tuner that operates from 4 to 11GHz is
demonstrated. The proposed device is implemented in a
standard 0.13µm CMOS process with a small chip area and
22
can be programmed to 2 different impedance values without
using any MEMS devices.

achieve 222 possible impedance matching points. Each bit of
the shift register controls the bias line of two varactors pairs in
a binary fashion. The desired combination of bias voltages is
fed into the shift register through the serial in and clock inputs
to provide field programmability. A 1pF parallel capacitor
(Cbypass) at the gate terminal of the CMOS varactors ensures
separation of the DC bias lines and high degree of tuner
reconfigurability while maintaining good RF ground for
frequencies above 4GHz. A 10KΩ resistor on each bias line
limits the RF coupling and loss through the bias lines. The
tuner is fabricated in a 0.13µm CMOS process with 4µm thick
top metallization and occupies an area of 0.7mm×1.7mm. The
die photo of the chip is shown in Fig.2.

Fig. 1. Structure of the CMOS Tuner (N=44, s=32µm, W=15µm,
G=35µm, shielding parameters: d=1µm, g=1µm).

II. TUNER STRUCTURE
To implement the programmable tuner N=44 varactor pairs
with distance of s=32µm from each other are used across a
1.5mm long low loss transmission line (Fig.1). Every two
varactor pairs that are facing each other are biased using the
same bias line. Symmetrical design of the structure enhances
the coplanar wave propagation mode. By using a 22-bit serial
in/parallel out shift register integrated along the tuner, we can
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Fig. 2. Die photo of the test chip. Shift register layout is drawn
around the CPW line.
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impedance of the unloaded line is necessary for better tuner
smith chart coverage. Therefore the characteristic impedance
of the unloaded line (without varactors) is optimized to 63Ω
through adjusting the signal width W=15µm, CPW gap
G=35µm, metal strip width d=1µm, and metal strip gap
g=1µm. Higher CPW gaps and narrower signal width would
result in higher characteristic impedance but causes significant
attenuation of CPW modes.

III. TUNER DESIGN
The programmable CMOS tuner is formed by periodically
placing high performance CMOS varactors across a low loss
slow-wave Coplanar Waveguide (CPW) transmission line
according to Fig. 1. To achieve a high performance tuner,
both the varactors and the CPW line are optimized.
A. Varactor Design
The varactor is formed by connecting the source and drain
terminals of an NMOS transistor to the signal line and the gate
terminal to the bias line. There is a tradeoff between the
quality factor of the varactor and its capacitance ratio
Cmax/Cmin. Higher capacitance ratio results in more smith chart
coverage but lower quality factor. We have optimized the
number of fingers (nf=26) and finger area (W×L=
1µm×240nm) of each varactors to achieve a reasonably high
quality factor of 10 at 10GHz and an acceptable maximum to
minimum capacitance ratio of 1.5.

IV.TUNER MODELLING
A. Circuit Model
In order to model the reconfigurable tuner, first the CPW
line is represented with a lumped element equivalent circuit
model. The unloaded transmission line with floating shield
designed in HFSS is modeled using a cascade of short stubs in
Advanced Design System (ADS®). The data from the HFSS
is used to model each small section of the transmission line
with lumped elements in ADS.
Since the varactors are distributed uniformly and placed
close enough to each other (s=32µm), the transmission line
between two adjacent varactors can be modeled by one set of
lumped element model. Therefore, the tuner circuit model can
be easily constructed by adding the varactor pairs to each stub.
Fig.3 shows the ADS model of each small stub of the CPW
line of length s before and after it is loaded with the varactor
pairs. There is a pair of varactor at each node so the equivalent
capacitance is doubled. The loss corresponding to each
varactors is modeled by a series resistor. When the varactor
presents the smaller capacitance Cmin, it has less loss
Rvlossmin<Rvlossmax therefore the varactor in Cmin state has higher
quality factor than Cmax state.

B. Transmission Line Design
In addition to optimized varactors, a high performance tuner
requires a very low loss transmission line such that a large
area of the Smith impedance chart is covered. Standard CPW
transmission lines in CMOS technology suffer from
significant loss at high frequencies due to dielectric losses of
low resistivity Si substrate. Such high losses translate into
very small coverage of Smith chart (minimal impedance
variation of the tuner). To reduce the loss and thus achieve
better Smith chart coverage, an array of floating narrow metal
strips is placed under the transmission line as proposed by [8].
These floating metal strips isolate the CPW structure from the
Si substrate, effectively removing the dielectric losses
associated with the Si substrate from the tuner structure. As a
result, a significant reduction in the total loss of the
transmission line (loss reduction around 0.5dB/mm at 10GHz)
is achieved. This enables us to achieve a high quality factor
CPW line and thus a better Smith chart coverage. Floating
metal strips lower the characteristic impedance of the line by
introducing additional capacitance to the CPW line. CPW
geometry optimization using Ansoft High Frequency Structure
Simulator (HFSS®) reveals that higher characteristic
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TABLE I
LUMPED ELEMENT MODEL PARAMETERS OF THE CPW LINE.

Component values extracted from ADS for the lumped
element model of the CPW line with W=15µm and G=35µm
on the shielded Si substrate.
Lt (nH/m)

531.25

Ct(pF/m)

78.125

Rt (Ω/m)

625

-1

Gs (Ω /m)

(b)

0.1563

Fig. 3. Lumped element model of a short stub of transmission line.
(a) unloaded stub. (b) loaded stub.
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In the design process, the values of the lumped elements (Lt,
Ct, Rt and Gs) are optimized such that the simulated Sparameters from ADS model for the unloaded CPW line (Fig.
3(a)) fits the HFSS result. Table I shows the lumped element
model parameters of the CPW transmission line used in the
tuner extracted from ADS.
The CPW transmission line optimized for the
reconfigurable tuner has been fabricated separately on the
same chip. This structure is measured, simulated using HFSS
and modeled by ADS. Fig.4 shows a good match of the
transmission coefficient (S21) and reflection coefficient (S11)
of the CPW line obtained from measurement, simulation and
model data.
0

Z max =

V. MEASUREMENT
We have performed 2-port S-parameter measurement of the
fabricated tuner using Agilent 8722 Network Analyzer and onwafer probing. Calibration is done using a SOLT standard
substrate and de-embedding is performed using the open-thru
test structures on the chip.
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Cmax is imposed on each stub that has the high bias voltage
(VGS= 1V), hence that stub has the local characteristic
impedance of Zmin. Additionally, since varactors in the Cmax
state have lower quality factor than the Cmin state, the loss of
tuners with more Zmin stubs is higher than tuners with more
stubs in the Zmax state.
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Fig. 4. S parameters of the unloaded CPW line obtained from
HFSS simulation, lumped element model in ADS and measurement
of the CPW line.

By cascading N=44 of the loaded stubs shown in Fig.3(b),
the whole reconfigurable tuner is simulated in ADS.

.

B. Analytical Model
It is impractical to measure 222 different configurations of
the tuner. After an agreement between the simulation and
measurement is established, an analytical model is needed to
show the smith chart coverage. The binary bias voltage
applied to the four varactors of each stub (1V or -1V), sets the
S matrix of the stub to be a function of either Cmin or Cmax. The
lumped element parameters derived from ADS are used to
calculate the S parameters of each stub of length s and then the
total S parameters of the tuner are calculated in MATLAB.
When the CPW line is loaded with varactors, its
characteristic impedance changes according to the binary bias
of each two varactors pairs (VGS=-1V or 1V). Thus the
characteristic impedance of each local CPW stub is either Zmin
or Zmax. The approximate value of Zmin and Zmax can be
calculated as:
(1)
sL

Z min =

: Simulation, * : Measurement

Fig. 5. Input impedance of the tuner based on simulation and
measurement of 5 different varactor bias configurations (N=44,
s=32µm, Cmin=91fF, Cmax=132fF). Output of the shift register attached
to the bias lines (1==1V and 0==-1V): 111111111111111111111,
0000000011111111111111,
0000000000000000000000,
1111111100000000000000,
1100110011001100110011.
Corresponding measurement and simulation data are enclosed in the
same circle.

Using a shift register in the design allows us to test the tuner
in any of the 222 states without needing to probe each bias
node separately. Using this field programmable capability, we
have entered different streams of data through the shift
register and measured the 2 port S parameters. In Fig. 5, five
different streams of data corresponding to 5 different points on
the smith chart are shown. The simulation results from ADS
are also included for comparison.

t

C max + sCt
3
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Fig. 6 shows measured and simulated S-parameters of the
tuner when all varactors are biased at either 1V or -1V. These
measurements corresponds to characteristic impedance of
Zmin=12.4Ω and Zmax=19Ω, respectively. The match between
simulation and measurement in the Zmax state is better than the
one achieved in Zmin state since the varactor model is more
exact when its Vgs bias voltage is -1V.
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Fig. 8.

VI. CONCLUSION
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In summary, a reconfigurable and programmable fully
integrated CMOS RF tuner for multi-GHz software defined
radio is demonstrated. Through optimizing varactors and by
reducing the loss of CPW transmission line by adapting to a
slow-wave structure, proper operation from 4GHz to 11GHz is
achieved. Simulation and analytical models of the tuner are
developed and their consistencies with the measurement
results are verified.

17

Frequency (GHz)
Fig. 6. S parameter of the tuner vs. frequency for two different
configurations, Zmax: All bias voltages are -1V, Zmin: and all bias
voltages are 1V.( N=44, Cmin=91fF, Cmax=132fF).

Equations (1) and (2) are used to demonstrate the Smith
chart coverage of the tuner for operating frequencies of
5.8GHz and 7.8GHz as shown in Fig. 7 and Fig. 8,
respectively. At frequencies below 4GHz the varactor values
are too small to load the line resulting in very small coverage
of the Smith chart. On the other hand, at frequencies above
11GHz, dominant tuner loss reduces the Smith chart coverage.

Fig. 7.

Tuner Smith chart coverage at f=7.8GHz.
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